中级会员
 
- 积分
- 272
- 金钱
- 272
- 注册时间
- 2019-3-6
- 在线时间
- 36 小时
|
发表于 2021-4-23 12:33:55
|
显示全部楼层
Bit 5 RXNE: Read data register not empty
This bit is set by hardware when the content of the RDR shift register has been transferred to
the USART_DR register. An interrupt is generated if RXNEIE=1 in the USART_CR1 register.
It is cleared by a read to the USART_DR register. The RXNE flag can also be cleared by
writing a zero to it. This clearing sequence is recommended only for multibuffer
communication.
0: Data is not received
1: Received data is ready to be read.
话说你们做东西的时候都不看手册的吗? |
|