中级会员
- 积分
- 267
- 金钱
- 267
- 注册时间
- 2017-6-15
- 在线时间
- 29 小时
|
楼主 |
发表于 2018-11-23 16:06:59
|
显示全部楼层
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" flow_led_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "flow_led_run_msim_rtl_verilog.do"
# Start time: 15:52:59 on Nov 23,2018
# ** Note: (vsim-3812) Design is being optimized...
#
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
#
# Error loading design
# Error: Error loading design
# Pausing macro execution
# MACRO ./flow_led_run_msim_rtl_verilog.do PAUSED at line 40
|
|